Chromite M SoC Manual
0.9.6
Chromite M SoC
v: 0.9.6
Release Versions
latest
0.9.6
0.9.5
0.9.1
0.9.0
Quick Links
Project Home
Releases
1. Introduction
2. Memory Map
3. Getting Started
4. Supported FPGAs
5. OS Ports
6. Core Pipeline
7. Modes of Operation
8. Custom CSRs
9. Physical Memory Protection (PMP)
10. Performance Monitors
11. L1 Cache Subsytem
12. Interrupts
13. Debug
14. Debug Interface
15. Boot Config
16. General Purpose Input Output Controller
17. Core Local Interrupt (CLINT)
18. Platform Level Interrupt Controller (PLIC)
19. Universal Asynchronous Receiver/Transmitter (UART)
20. Pulse Width Modulation (PWM) Module
21. Licensing and Support
Chromite M SoC Manual
Docs / 0.9.6
»
<no title>
Edit on GitLab
Next
Previous
Chromite M SoC
v: 0.9.6
Release Versions
latest
0.9.6
0.9.5
0.9.1
0.9.0
Quick Links
Project Home
Releases